High Performance Stereo Vision Designed for Massively Data Parallel Platforms

Wei Yu, and Tsuhan Chen, Fellow, IEEE, and Franz Franchetti, and James C. Hoe

Abstract—Real-time stereo vision is attractive in many applications like robot navigation and 3D scene reconstruction. Data parallel platforms, e.g. GPU, is often used for real time stereo, because many stereo algorithms involve a large portion of data parallel computations. In this paper, we propose a stereo system on GPU which pushes the Pareto-efficiency frontier in the accuracy and speed trade-off space. Our design is based on hardware-aware algorithm design approach. The system consists of new algorithms and code optimization. We emphasize on keeping the highly data parallel structure in algorithm design such that the algorithms can be effectively mapped to massively data parallel platforms. We propose two stereo algorithms named exponential step size adaptive weight (ESAW) and exponential step size message propagation (ESMP). ESAW reduces computational complexity without sacrificing disparity accuracy. ESMP is an extension of ESAW, which incorporates the smoothness term. ESMP offers additional choice in the accuracy and speed trade-off space. When mapping an algorithm to a hardware platform, there are many choices to be made to achieve the best performance. We discuss code optimization techniques widely applied in the performance tuning community, rather than optimizing the code in an ‘ad hoc’ manner. We compare our results with state-of-the-art real-time stereo vision systems. Experiment results demonstrate a speed-up factor of 2.7 to 8.5 over existing systems at comparable disparity accuracy.

Index Terms—stereo, real-time, multi-core, data parallel, GPU, code optimization.

I. INTRODUCTION

The goal of stereo vision is to reconstruct a disparity map (reciprocal of depth) from two views. Both accuracy and speed are important metrics in designing real-time stereo systems. Existing stereo systems usually perform well in one aspect but not good in the other, because they focus on either improving accuracy or code optimization for an existing algorithm. We take a different approach by designing algorithms in aware of hardware features. Data parallel architectures are widely used for real time stereo, because for most stereo algorithms a large portion of the computing time is spent on data parallel processing. The hardware platform we use is GPU (Graphics Processing Unit), an instance of massively data parallel architectures. Our goal is to design stereo algorithms that can be effectively mapped to such platform.

Stereo accuracy can be evaluated by error rate, which is the average percent of bad pixels (the same as the last column “average percent of bad pixels” in Middlebury stereo evaluation online system [26]) of all four benchmark datasets (Tsukuba, Venus, Teddy, and Cones). Speed is measured by the system throughput, i.e. millions of disparity per second (MDS).

In terms of accuracy, state-of-the-art stereo algorithms can be categorized into 3 classes: very good quality (error rate below 7.0), good quality (error rate in between 7.0 and 11.0), and not good quality (error rate above 11.0). Stereo algorithms producing very good disparity quality usually involve complex computations for global optimization, segmentation, plane fitting and occlusion handling, etc. To our best knowledge, none of the algorithms in the first class (very good quality) have been implemented in a real-time system yet. The only near real-time solution we know of is proposed by Yang, Q., et al. in [16], achieving error rate of 5.8 at system throughput of 9.4 MDS. At this throughput, it takes 1.3s to process a stereo image pair of size 384 × 512 and 60 disparity levels.

A number of real-time systems for algorithms in the second class (good quality) have been proposed [4], [15], [11]. All of them have been implemented on graphics cards. The fastest among them is the system proposed by Gong et al. [4], achieving error rate of 11.0 at system throughput of 124 MDS. At this throughput, it takes 96ms to process a stereo image pair of size 384 × 512 and 60 disparity levels. Therefore, to improve system throughput at good disparity accuracy remains a challenging problem.

Contribution. The main contributions in this paper is a stereo system built on hardware-aware software design concept. We keep the highly data parallel structure in algorithm design, such that the algorithms can be efficiently mapped to a GPU platform. We propose two algorithms and code optimization.

- The two algorithms are exponential step size adaptive weight (ESAW) and exponential step size message propagation (ESMP). ESAW allows cost information from distant pixels to propagate to the center pixel within a few iterations. ESMP is an extension of ESAW by incorporating the smoothness term commonly used in belief propagation for global stereo. ESMP can improve the disparity accuracy at the cost of lower throughput.
- We discuss various choices in code optimization and analyze the trade-offs in efficiency. The methodologies are widely used in performance tuning community, but rarely found in the vision literature.

Organization. In Section II we present the necessary background and related work. First, we explain hardware platform features and code optimization guidelines. Then we discuss existing real-time or near real-time stereo systems. In Section III, we introduce two stereo algorithms and analyze their complexity and accuracy. In Section IV, we present code
optimization techniques to efficiently map both algorithms to the hardware. Section V presents experiment results and a comparison with existing systems. Finally, we offer conclusions in Section VI.

II. BACKGROUND AND RELATED WORK

We provide background of the hardware platform and basic optimization guidelines. We also discuss existing work on designing real-time stereo systems.

A. Hardware platform

Stereo vision demonstrates intensive fine-grained data parallelism, which can take advantage of the massively data parallel architectures. GPU is an instance of such data parallel platforms. The GPU we used is NVIDIA GeForce GTX 8800, with CUDA (Computer Unified Device Architecture) programming interface.

GPU architecture features. The GTX 8800 is a hierarchical architecture consisting of a total of 128 cores organized into 16 stream multi-processors (SM), each SM containing 8 ALUs architecture consisting of a total of 128 cores organized into 16 stream multi-processors (SM), each SM containing 8 ALUs. Full pipelines of arithmetic units yield a total of 1.35 GFlop/s theoretical peak performance.

The memory system of the GTX 8800 comprises 768MB off-chip global memory, 64kB on-chip cache for texture memory, 16kB on-chip cache for constant memory per SM, 16kB shared memory per SM, 8kB 32-bit registers and local memory for register spilling purpose. Off-chip memory access exhibits very long latency (200–300 cycles if L1 hit and 400-600 cycles if L1 miss); capacity on-chip texture cache is about 100 cycles; and accessing other on-chip memory is very fast (1–2 cycles). Though the GTX 8800 features a high off-chip bandwidth of 86.4GB/s, it is still easy to saturate the memory bandwidth given the high peak computing power.

CUDA GPU Programming model. The GTX 8800 supports single program multiple data (SPMD) programming model. The computation task is coded into kernel functions. Each kernel is executed by multiple threads concurrently on different data. Each kernel creates a single grid that consists of multiple thread blocks. Every thread block is assigned to execute on one SM. Each thread block is further partitioned into warps of 32 threads. SM can support zero-overhead scheduling to switch between warps to hide long latency operations like off-chip memory access. The total number of concurrent warps reflects the occupancy of SM, which is determined by the physical resource limitations on chip. For more details of GPU programming, readers are referred to the NVIDIA GPU Programming Guide or online course materials [5].

Optimization on GPU. We summarize five guidelines to improve implementation efficiency on GPU, which will be used in Section IV.

G1 Reducing the arithmetic operation count. This is an algorithm level optimization. Reducing operation count may introduce side effects like breaking down regular data structure if not used properly.

G2 Reducing off-chip memory accesses. This can be achieved by improving data reuse in on-chip memory. A common strategy is “blocking”; to organize the computation and data structure to better explore the data locality.

G3 Choosing appropriate memory types to optimally balance their pros and cons.

G4 Organizing global memory accesses in half warps in a coalesced manner when possible.

G5 Choosing optimal thread block size to balance impacts of occupancy and register utilization efficiency. Higher occupancy can better hide instruction latency, but it may reversely affect the overall performance if leading to worse utilization of register resources (e.g. causing a large number of register spills).

The first two guidelines G1 and G2 are related to first order analysis to identify whether the program is compute bound or memory bound. The theoretical upper bound for computation and memory access indicates

\[
\frac{\# \text{of arithmetic ops}}{\text{processing time}} \leq 345.6 \text{GFlop/s} \tag{1}
\]

\[
\frac{\# \text{of memory access (Bytes)}}{\text{processing time}} \leq 86.4 \text{GB/s} \tag{2}
\]

G3 addresses choosing the right type of memory for specific applications. The GTX 8800 offers various types of memory suited for different situations [5]. G4 is important for improving memory bandwidth utilization efficiency. The highest bandwidth can be achieved when the global memory accesses are organized in a coalesced way, i.e., 16 threads in a half warp access 16 continuous data elements of 32-, 64- or 128-bit data types, and the starting address must be aligned. G5 suggests tuning for the optimal thread block size to balance various factors for the best overall performance.

B. Related Work

Most existing stereo vision algorithms consist of four steps, as suggested by Scharstein and Szeliski [7]: (1) matching cost initialization; (2) cost aggregation; (3) disparity optimization; and (4) disparity refinement. Stereo algorithms can be roughly classified into local and global approaches. Local algorithms use Winner-Take-All (WTA) strategy, simply taking the disparity level that minimizes the aggregation cost. Global algorithms apply energy minimization techniques to compute the optimal solution to a global energy function, which usually incorporates explicit smoothness assumptions. We categorize existing real-time or near real-time stereo systems into four major classes: local/global stereo on GPU/CPU.

Local stereo on GPU. Local approaches on a graphics processing unit (GPU) produce good quality disparity map at very fast speed. Gong et al. [4] discusses an interesting accuracy-speed trade-off of six cost aggregation approaches with WTA optimization under the real-time constraint on an ATI Radeon X800 graphics card. Their experiments show that a modified version of the adaptive weight window approach performs the best in terms of accuracy, running at about
Global stereo on GPU. Global stereo on the GPU is also extensively studied. Gong et al. [3] proposed a near real-time stereo based on ORDP (orthogonal reliability-based dynamic programming) on the ATI Radeon 9800 XT graphics card, running at about 20 MDS. Wang, L., et al. [11] proposed a real-time stereo algorithm on the ATI Radeon XL1800 graphics card. It integrated the adaptive weight aggregation along the vertical direction with dynamic programming optimization along horizontal scanlines. The disparity accuracy is slightly better than [4]. The system runs at about 52.8 MDS. Yang, Q., et al. [15] proposed a near real-time global stereo matching using hierarchical belief propagation on the NVIDIA Geforce 7900 GTX graphics card. It produces better accuracy than [11], but runs slower at about 17 MDS. Yang, Q., et al. [16] proposed a near real-time system on the NVIDIA Geforce 8800 GTX graphics card that incorporates color segmentation and plane fitting with belief propagation. The accuracy is further improved compared to [15]. The system runs at about 9.4 MDS. [24] propose an efficient implementation of dynamic programming approach using a recursive scheme, suitable for parallel stream computation model. [22] propose a near real time implementation of the semi-global matching algorithm in [23], running at about 9 MDS for large image size and disparity range.

Local stereo on CPU. Several real-time local stereo systems on a general purpose CPU have been proposed. The Point Grey commercial stereo package can achieve 205 MDS on a 2.8GHz Intel PIV PC based on local window matching [6]. Vekslner [10] proposed a fast stereo based on variable windows using integral images. Tombari et al. [8] presents a segmentation-based cost aggregation strategy that runs at 18.9 MDS on the Intel Core Duo 2.14 GHz CPU, achieving the best accuracy among existing near real-time local approaches on CPU. However, both accuracy and speed are worse compared to the real-time local stereo on GPU platforms [4], showing a certain gap between CPU/GPU processing power for stereo vision. In addition, Tombari et al. [9] classify the main cost aggregation approaches proposed in the literature based on both accuracy and processing speed on the Intel Core Duo 2.14 GHz CPU. Though implementation is not fully optimized, it gives an interesting overview picture of the trade-off between accuracy and computational complexity for cost aggregation methods.

Global stereo on CPU. Fast global stereo systems on a CPU are not common. Felzenszwalb and Huttenlocher [1] proposed a near real-time stereo system on the 2GHz Pentium IV based on loopy belief propagation, running at about 1.8 MDS. They propose several algorithm level optimization techniques. [15] also used those techniques in the GPU acceleration. Forstmann et al. [2] accelerated a dynamic programming based algorithm using MMX instructions, achieving about 100 MDS on an Athlon XP 2800+ 2.2G computer.

Summary. Table I gives an overview of the trade-off of various real-time stereo systems. Quantitative results are given later in Table IV. Generally speaking, stereo algorithms on CPU platforms can hardly match the Pareto-efficiency achieved on GPU platforms. Stereo systems based on global optimization methods like dynamic programming or belief propagation usually produce more accurate disparity map, at the cost of slower processing speed.

### III. Proposed Stereo Algorithm

In this section, we propose two stereo algorithms: exponential step size adaptive weight (ESAW) and exponential step size message propagation (ESMP).

#### A. Exponential Step Size Adaptive Weight Algorithm

Exponential step size adaptive weight (ESAW) is an extension of the real-time adaptive weight approach in [4]. The main advantage of the proposed ESW is to save arithmetic computation without degrading parallelism or accuracy. The algorithm in [4] is a simplification of the adaptive weight window cost aggregation originally proposed in [17]. We first briefly summarize the basic adaptive weight aggregation, and then explain the proposed ESW.

Algorithm description. In cost aggregation, the matching cost of a pixel is the aggregated cost of all pixels in a surrounding support window of the center pixel. The basic idea of the adaptive weight approach is to adjust the per-pixel weight based on color dissimilarity and geometric relationship with the center pixel under consideration. Intuitively, a pixel is assigned a higher weight if it is closer in color and distance to the center pixel. Figure 1 second column illustrates examples of adaptive pixel weights with respect to the center pixel. The advantage of the adaptive weight approach is that it can preserve arbitrarily shaped depth discontinuities using a fixed window size. The disadvantage is that it performs worse than box filtering for heavy-textured areas, e.g., meadows.

Gong et al. [4] propose two simplifications over the basic adaptive weight to achieve real-time implementation on GPU.

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ESW</td>
<td>Exponential step size adaptive weight</td>
</tr>
<tr>
<td>ESMP</td>
<td>Exponential step size message propagation</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Method</th>
<th>GPU Local</th>
<th>GPU Global</th>
<th>CPU Local</th>
<th>CPU Global</th>
</tr>
</thead>
<tbody>
<tr>
<td>ESAW</td>
<td>very fast, good accuracy</td>
<td>slower and better accuracy than local stereo on GPU</td>
<td>worse Pareto-efficiency in accuracy-speed trade-off space than local stereo on GPU</td>
<td>worse Pareto-efficiency in accuracy-speed trade-off space than global stereo on GPU</td>
</tr>
<tr>
<td>ESMP</td>
<td>faster than local stereo on GPU at comparable accuracy</td>
<td>faster than global stereo on GPU at comparable accuracy</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table I** Summary of real-time or near real-time stereo systems (quantitative results are given later in Table IV).
We name it RtAW in the following text. First, only weights in the reference view are used in cost aggregation. Second, instead of using a fixed window of size $N \times N$, a two pass approach is employed: the first pass aggregates cost along horizontal scanline, followed by a pass aggregating cost along vertical scanline. This reduces the arithmetic complexity from $O(N^2)$ to $O(N)$ per pixel.

We propose to use exponential step size in cost aggregation, which greatly saves the operation count without sacrificing data parallelism. We first explain the idea of exponential step size cost aggregation in the 1-D case. It takes $O(N)$ computations to aggregate the costs of all pixels within $r = \lfloor N/2 \rfloor$ offset to the center pixel along 1-D scanline using the direct aggregation method in [4]. Figure 2 (a) shows a simple example of aggregating pixels within range (-13, 13) needs computation on 27 pixels. Figure 2 (b) shows another way of aggregation with much less computation, achieved by 3 iterations. In each iteration, every pixel aggregates the costs of three pixels, itself and pixels at $-s$ and $+s$ offset. Offset $s$ is set to 1, 3, 9 for three iterations. The “impact range” is defined as the largest pixel offset where the pixel matching cost is aggregated into the center pixel. After each iteration, the impact range grows, first from (-1, 1) to (-4, 4), then from (-4, 4) to (-13, 13). In this way, aggregating the matching costs of all pixels within range (-13, 13) just needs computation on $3 \times 3 = 9$ pixels.

Now we generalize the toy example. Assuming that the impact range after iteration $t - 1$ is $-r(t - 1)$ to $r(t - 1)$, then the maximum step size $s(t)$ at iteration $t$ is

$$s(t) = 2r(t - 1) + 1$$

to avoid holes or gaps, which we don’t expect to see because closer pixels are more correlated. With this step size, the impact range after iteration $t$ becomes $-r(t)$ to $r(t)$, where

$$r(t) = 3r(t - 1) + 1$$

With simple recursion, it can be derived that starting from $r(0) = 0$, the maximum step size and the impact range are

$$s(t) = 3^{t - 1} \quad \text{and} \quad r(t) = (3^t - 1)/2$$

By using exponential step size, aggregating the costs of $N$ pixels needs only $O(\log N)$ computations.

The idea can easily be extended to the 2-D case, by applying a vertical pass after a horizontal pass in each iteration. This is the proposed ESAW cost aggregation scheme. Using ESAW approach, aggregating the costs of $N \times N$ pixels is reduced to $O(\log N)$ computations per pixel.

The complete ESAW algorithm is summarized as following:

1. Initialize the matching costs at each pixel $p$ at every disparity

   $$C^0(p, d) = \lambda \min(I_L(p_x, p_y) - I_R(p_x - d, p_y), \tau)$$  \hspace{1cm} (3)

2. Iterative cost aggregation
   for $t = 1 : T$
   (a) Compute offset:

   $$s = \text{round}(b^{t - 1})$$  \hspace{1cm} (4)

   (b) Aggregate the costs horizontally of center pixel $p$ at $(x, y)$, $p_x$ at $(x - s, y)$ and $p_y$ at $(x + s, y)$:

   $$C^h(p) = \sum_{q \in \{p_x, p_y\}} \pi(q, p) C^{t-1}(q)$$  \hspace{1cm} (5)

   (c) Aggregate the costs vertically of center pixel $p$ at $(x, y)$, $p_u$ at $(x, y - s)$ and $p_d$ at $(x, y + s)$:

   $$C^v(p) = \sum_{q \in \{p_u, p_d\}} \pi(q, p) C^h(q)$$  \hspace{1cm} (6)

end

3. Choose the best disparity

   $$d = \arg \min_d C^t(p)$$ \hspace{1cm} (7)

4. Post-processing disparity map using $3 \times 3$ median filter.

$I(p_x, p_y)$ is the grayscale luminance of pixel $p$, by eliminating the hue and saturation. $C^t(p, d)$ is a vector denoting all $C^t(p, d)$, which is the aggregated cost of pixel $p$ after iteration $t$. $C^h(p)$ is the intermediate horizontally aggregated cost. $\pi$ is the normalized weight computed as in [17].

**Algorithm analysis.** Figure 3 shows the reconstruction accuracy of the ESAW algorithm, for varying number of iterations (3 to 10) and base $b$ (1.5 to 3). The average error
rate is average percent of bad pixels (last column in Middlebury stereo evaluation online system) of all four benchmark datasets. The other parameters are empirically chosen
\[
\gamma_c = 17, \gamma_p = 36, \tau = 12.
\]
\(\gamma_c, \gamma_p\) are parameters used for computing the adaptive weights as in [17]. Since the computing time grows linearly with the number of iterations, we choose an optimal base \(b\) giving the best accuracy for each iteration number, as summarized in Figure 3. Sensitivity of the average error rate with respect to each parameter is shown in Figure 4.

It is observed that the accuracy improves with the number of iterations, though improvement gets very marginal after iteration 7.

Our aggregation scheme does not produce exactly the same result as [4] or [17]. But all three approaches have one thing in common: in general, they tend to assign higher weights to closer pixels. Figure 1 shows the weights for three cases: 1) window has constant color; 2) window has sharp color change; 3) a real window from Tsukuba image. In all three approaches, pixels assigned high weights are close to the center in terms of both color and geometric distance. That’s why they generate disparity maps of similar quality.

**B. Exponential Step Size Message Propagation Algorithm**

**Motivation.** One basic assumption in the local cost aggregation is that pixels within the window have the same disparity, i.e. the local window is frontal plane. The optimal solution is
\[
d = \arg \min_d \sum_q \overline{w}(q, p) C^0(q, d)
\]

If we relax the constraint of frontal plane to allow small disparity variation within the window, the optimization problem can be formulated as
\[
d_p = \arg \min_{d_p} \sum_q \overline{w}(q, p) (C^0(q, d_q) + V(d_p - d_q)) \quad (9)
\]
\[
V(x) = \min(c|x|, \eta) \quad (10)
\]
\(d_q(q \neq p)\) can take arbitrary disparity values. \(V(x)\) is exactly the smoothness term widely used in belief propagation based stereo [25], [1], penalizing disparity changes from \(p\) to \(q\). The solution to equation (9) can be computed as:
\[
M(q, d) = \min_{d_q} (C^0(q, d_q) + V(d_q - d)) \quad (11)
\]
\[
d_p = \arg \min_{d_p} \sum_q \overline{w}(q, p) M(q, d_p) \quad (12)
\]

If we compare equation (8) and (12), the difference is that (12) aggregates “message” \(M(q, d)\) and (8) aggregates “cost” \(C^0(q, d)\). Equation (11) is about how to map \(C^0(q, d)\) to \(M(q, d)\), which is exactly the min-sum message computation in [1]. This mapping has a “smoothing” effect on \(C^0(q, d)\). \(M(q, d)\) is the lower envelop of cones rooted at each discrete disparity level and the constant truncation value. A simple example is illustrated in Figure 5. For more details, readers are referred to [1].
of all pixels. In Figure 6 (b), we show the message of each pixel at all 3 disparity levels. Messages are computed from matching costs using equation (11). Blue curves in Figure 6 (a) and (b) show the aggregation results. By aggregating messages instead of matching costs, the blue curve in Figure 6 (b) can reach minimum at the true disparity. This is because in highly textured areas, pixels may have large matching errors at disparity levels deviating a little from the true disparity. In this example, \( p_1, p_r \) have large matching costs at disparity 2, resulting in a large aggregation cost of \( p \) at disparity 2. Aggregating messages tend to have a “smoothing” effect on the matching costs as illustrated in Figure 5, therefore it is more robust to small variation in disparity.

Figure 7 shows a more complicated synthesized example. Assuming that disparity increases from left to right linearly from 0 to 64 pixels, the right view is synthesized from the left view and the given disparity map. The second row shows the disparity results of ESAW and ESMP (parameters are the same as those in Section V). The disparity of ESMP is much smoother than the disparity of ESAW. The third row shows error pixels (whose estimation error > 1 pixel) of two algorithms. In this case, the error rate for ESAW is 2× of the error rate for ESMP. ESMP demonstrates to be much more robust than ESAW when true disparity deviates from frontal plane assumption.

Algorithm description. As an extension of the ESAW algorithm, ESMP shares the same steps 1, 3 and 4 of ESAW. The difference lies in step 2, as shown in the following:

2. Iterative cost aggregation
   for \( t = 1 : T \)
   (a) Compute offset as in equation (4).
   (b) Map costs to messages (\(cost2msg\)):
   \[
   M(p, d) = \min_{d'} (V(d - d') + C^{(t-1)}(p, d'))
   \] (13)
   (c) Aggregate the messages horizontally:
   \[
   C^h(p) = \sum_{q \in \{p_l, p, p_r\}} \overline{w}(q, p)M(q)
   \] (14)

(d) Map costs to messages (\(cost2msg\)):
\[
M(p, d) = \min_{d'} (V(d - d') + C^{(h)}(p, d'))
\] (15)
(e) Aggregate the messages vertically:
\[
C^v(p) = \sum_{q \in \{p_u, p, p_d\}} w(q, p)M(q)
\] (16)

We use the fast min-sum algorithm as in [1] to reduce the complexity from \(O(\ell^2)\) to \(O(\ell)\) (\(\ell\) is the total number of disparity levels). The fast algorithm to map \( C(p, d) \) to \( M(p, d) \) is:

\[
M(p) = C(p)
\] (17)
\[
h = \min_d M(p, d) + \eta
\] (18)

for \( d = 1 : 1 : \ell - 1 \)
\[
M(p, d) = \min(M(p, d - 1) + c, M(p, d))
\] (19)
end
\[
M(p, \ell - 1) = \min(M(p, \ell - 1), h)
\] (20)
for \( d = \ell - 2 : -1 : 0 \)
\[
M(p, d) = \min(M(p, d + 1) + c, M(p, d), h)
\] (21)
end

Algorithm analysis. Figure 8 shows the reconstruction accuracy of the ESMP algorithm, for varying number of iterations (3 to 10) and base \( b \) (1.6 to 3.1). The average error rate is average percent of bad pixels (last column in Middlebury stereo evaluation online system) of all four benchmark datasets. The other parameters are empirically chosen
\[
\gamma_c = 18, \quad \gamma_p = 29, \quad \tau = 17, \quad \lambda = 0.15, \quad c = 1, \quad \eta = 0.0375d_{\text{max}},
\]
where \(d_{\text{max}}\) is the maximum disparity value. Sensitivity of the average error rate with respect to each parameter is shown in Figure 9.

![Fig. 7. A synthesized example to demonstrate that ESMP produces a more accurate disparity map than ESAW when true disparity is not a frontal plane.](image)

![Fig. 8. Error rate of ESMP for varying b and iteration numbers.](image)
ESMP aggregates information using an exponential step size, while the standard BP always uses step size 1.

- Messages in ESMP are isotropic, independent of the direction where the message is sent to, thus reducing the memory to 1/4 of what’s needed in the standard BP. The huge message storage requirement (about 1GB for 640 × 480 with 200 disparities in the standard BP) presents great challenge for embedded systems and processors exhibiting memory bandwidth limitations. Other solutions include compression techniques [19] and search space reduction [12]. However, those solutions either require an additional coding/decoding process, or making data structure less regular and parallelization on multi-core platforms more difficult. ESMP, on the other hand, keeps the highly parallel data structure.

IV. MAPPING ALGORITHMS TO THE GPU

On a high level, ESAW and ESMP are highly data parallel algorithms suitable to be implemented on a GPU architecture. However, there are still various choices to be made in code optimization to achieve the best performance. Following questions are what we found most related to the performance. First, which kind of off-chip memory should be used for storing the costs after each aggregation pass? Second, how to organize off-chip memory accesses to improve the bandwidth utilization efficiency? Third, what is the optimal thread block size? Fourth, where the intermediate results should be stored and when to transfer data to off-chip memory? We start from a straightforward implementation of ESAW, then gradually optimize the code by answering the above questions.

A. Baseline implementation

In ESAW, computation kernels include:

- rgb2grey (compute luminance from a color image);
- init_cost (initialize matching cost in equation (3));
- aggr_H (horizontal aggregation in equation (5));
- aggr_V (vertical aggregation in equation (6));
- select_disparity (choose the best disparity in equation (7));
- median_filter (post-processing).

In each kernel, the same computation is done on every pixel. Naturally, the image is segmented into a grid of blocks, each corresponding to one thread block. The block size \( b_h \times b_w \) is adjustable, but it must be a multiple of 32 to be divided into multiple warps. Block width \( b_w \) should be a multiple of 16 to allow coalesced memory access pattern. In our baseline, block size is fixed to be \( 4 \times 32 \). After each aggregation, the aggregation cost is copied into texture memory to save management of out-of-boundary addressing.

For ESAW at iteration 9 on Teddy dataset, the baseline implementation takes about 99.9ms. The time spent on each kernel function, memory copy to or from the host CPU, and memory copy time on the GPU device are illustrated in Figure 12 “ESAW baseline”. About 35% of the time is spent on memory copy on the GPU device, and 61% of the time is spent on horizontal/vertical iterative aggregation.

B. Optimization techniques

Texture vs. global memory. Both texture memory and global memory can be used for storing the costs. We simply substitute texture memory with global memory without any optimization on memory access pattern. The overall processing time increases to 113.9ms (Figure 12 “ESAW global memory”). The memory copy time on the GPU is much reduced, but \( aggr_H \) kernel is slowed down by about 4 times. The reason is that 75% of load instructions are un-coalesced. It is worth noticing that \( kernel \ aggr_V \) is sped up by 1.59×. This is because memory access pattern for \( aggr_V \) is naturally coalesced. For the same coalesced memory transactions, global memory is usually faster than texture memory.

Coalescing memory accesses. To further improve the performance, we organize global memory accesses into coalesced transactions. The reason for the un-coalesced loads in \( aggr_H \) is that the offset value \( s \) in equation (4) may not be a multiple of 16. This will violate the starting address alignment requirement in the coalesced access pattern. Figure 10 illustrates the case when \( s = 3 \). Each thread needs to read 3 pixels at \((x - 3, y), (x, y), (x + 3, y)\). Though 16 pixels at \((x, y)\) can be accessed in the coalesced pattern, the left and right offset pixels cannot be loaded in a coalesced way.

![Figure 10. An example of un-aligned memory access pattern in horizontal aggregation, when \( s = 3 \).](image-url)
and costs.

Total number of bytes loaded from the global memory in one horizontal pass is

\[(9 + (1 + 64/b_w)4DL)h_w\]

where \(h_w\) are image height and width, \(\ell\) is the number of disparity levels. So increasing block width \(b_w\) helps reduce off-chip memory accesses. But increasing \(b_w\) may decrease the occupancy because each thread block needs more resources. We search for the best block size configuration that gives the best performance. With tuning, computation time reduces to 43.4ms (Figure 12 “ESAW tune block size”), \(aggr_H\) and \(aggr_V\) count for about 92% of the total processing time.

So far, we have discussed about optimization for EASAW. Next we will discuss implementation of ESMP.

Reorganizing data accesses. The most natural way of extending EASAW to ESMP is to add one more kernel function \texttt{cost2msg} that maps the costs to messages using equations (18)–(19). A straight-forward implementation for \texttt{cost2msg} kernel takes 90.5ms. With tuning, computation time reduces to 65.2 ms for ESMP (Figure 12 “ESMP reorganized”). Clearly the performance is memory bound.

It is not practical to use the on-chip shared memory to alleviate off-chip memory accesses, because each thread needs 4\(\ell\) bytes space to store cost values. This means each warp needs 8k bytes on-chip memory when \(\ell = 64\), so at most 2 warps can run concurrently on one SM, leading to an extremely low occupancy of 0.08. Also for stereo requiring large number of disparity levels, this technique is not scalable.

We propose a more practical solution. At the end of each aggregation, costs are written back to the global memory, and then they are read from the global memory at the beginning of \texttt{cost2msg} kernel. This motivates us to integrate the forward pass of \texttt{cost2msg} with the aggregation kernel, which slightly increases the complexity of the aggregation kernel, but saves half of the global memory accesses in \texttt{cost2msg}. We rename the reorganized kernels as \texttt{aggr\_H+}, \texttt{aggr\_V+} and \texttt{cost2msg-}. With this technique, kernel execution time for \texttt{cost2msg} is sped up by about 2x. The total processing time reduces to 65.2 ms for ESMP (Figure 12 “ESMP reorganized”).

In Table II, we summarize the arithmetic operation count and bandwidth used for the most time-consuming kernels: \texttt{aggr\_H}, \texttt{aggr\_V} in “ESAW tune block size”, and \texttt{aggr\_H+}, \texttt{aggr\_V+}, \texttt{cost2msg-} in “ESMP reorganized”.

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|c|c|c|}
\hline
kernel & arithmetic operations & off-chip read(B) & off-chip write(B) & ops (Gflop/s) & BW (GB/s) \\
\hline
\texttt{aggr\_H} & \((9 + 5\ell)h_w\) & \((9 + 6\ell)h_w\) & 4h_w & 19.4 & 34.5 \\
\texttt{aggr\_V} & \((9 + 5\ell)h_w\) & \((9 + 12\ell)h_w\) & 4h_w & 22.7 & 63.9 \\
\texttt{aggr\_H+} & \((9 + 8\ell)h_w\) & \((9 + 6\ell)h_w\) & 4h_w & 28.7 & 33.4 \\
\texttt{aggr\_V+} & \((9 + 8\ell)h_w\) & \((9 + 12\ell)h_w\) & 4h_w & 33.9 & 62.8 \\
\texttt{cost2msg-} & 3h_w & 4h_w & 21.6 & 57.7 \\
\hline
\end{tabular}
\caption{Computational and communicational cost for the most time-consuming kernels.}
\end{table}

\(h_w\) are image height and width, \(\ell\) is the number of disparity levels.

Figure 13 shows processing time of our final version “ESAW tune block size” and “ESMP reorganized” for the four benchmark datasets, for iteration number 3 to 10.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{fig13.png}
\caption{Execution time of “ESAW tune block size” and “ESMP reorganized” on four datasets, for 3 to 10 iterations. Red dashed line (33ms) shows where real-time performance can be achieved.}
\end{figure}

V. Experimental Results

In this section, we compare both accuracy and system throughput with existing stereo systems. Our implementation uses all optimization techniques discussed in Section IV. The accuracy is measured by the average percent of bad pixels for non-occluded, all, and discontinuous areas on all four benchmark datasets. The throughput is reported as average MDS on Teddy and Cones dataset (MDS for Tsukuba and
Venus is bit lower due to the higher overhead for small image size.

Comparison to RtAW[4] and AW[17]. Figure 14 shows trade-off between the average error rate and algorithm complexity in ESAW, RtAW[4] and original window based AW[17]. It is worth noticing that in RtAW and AW after fixing $\gamma_c, \gamma_p$, and $\tau$, the window size decides both algorithm complexity and accuracy. However in ESAW after fixing $\gamma_c, \gamma_p$ and $\tau$, the accuracy depends on iteration number $T$ and base $b$. The algorithm complexity depends on $T$. It can be seen in Figure 3 that the optimal base is not the one having the largest impact range or the effective window size, meaning in ESAW the effective window size itself cannot decide the accuracy. Therefore, a fair comparison is to compare the accuracy complexity trade-off.

In Figure 14, parameters for ESAW are the same as in Figure 3. $\gamma_c, \gamma_p$ and $\tau$ are the same for ESAW and RtAW. For RtAW, we show results of varying window size in $\{17, 33, 65, 97\}$. For AW, we use the code provided online[18], and show results of varying window size in $\{17, 33\}$. Program is aborted due to lack of memory on a 4G RAM machine for window size 65 and 97. Algorithm complexity is estimated by arithmetic operations(ops) per pixel per disparity level. For ESAW it is about $2T \cdot s$, because 5 ops are needed to compute Eq. (5) or (6). For RtAW it is about $2 \cdot (2W_s - 1) (W_s = \text{the window size})$, because $2W_s - 1$ ops are needed to compute horizontal/vertical aggregation. For AW it is about $5W^2_s - 1$ to compute window-based aggregated error, according to Eq. (7) in [17]. Clearly complexity of ESAW is the lowest among three algorithms at comparable accuracy. We also implement message aggregation for RtAW. Results of ESMP and RtAW+MP are also shown. Parameter setting for ESMP is the same as in Figure 8. $\gamma_c$, $\gamma_p$, $\tau$, $\lambda$ and $\eta$ are the same for ESMP and RtAW+MP. For both ESAW and RtAW, we see message aggregation improves accuracy at the cost of higher complexity compared to direct cost aggregation.

Comparison to other real-time stereo systems. Figure 15 plots error rates for non-occluded and discontinuous areas versus the normalized processing time in log$_2$ scale (ns per disparity evaluation, which is the reciprocal of MDS), for real-time stereo systems on the GPU. The proposed ESAW and ESMP suggest a number of Pareto-optimal configurations in the accuracy-speed trade-off space.

![Comparison to other real-time stereo systems](image)

**Fig. 15.** Error rate versus processing time for real-time stereo on the GPU.

Table IV shows quantitative comparison results using four benchmark datasets. Parameter settings are listed in Table III. Disparity maps are shown in Figure 16. In terms of accuracy, ESMP at iteration 9 outperforms all other real-time or near real-time stereo systems on GPU except for WeaklyTex in [16]. WeaklyTex incorporates color segmentation and plane fitting, and it is much slower than ESMP. At comparable accuracy, the proposed systems can achieve much higher throughput compared to existing stereo systems. We also show C code implementation result of ESAW for reference on an off-the-shelf Core 2 Duo desktop CPU (Intel E6750 2.66GHz) with 2GB memory. Please note this result is based on single-threaded scalar code without full optimizations, which probably is much slower than the best code (fully optimized, using multiple threads and SSE vector instructions) possible.

**Comparison of implementation efficiency.** It is important to note that some previous works are not implemented on exactly the same platform. For a fair comparison across different platforms, we made our best effort to compare implementation efficiency with RtAW (adaptive weight $33 \times 33$) in [4] and HBP ([15]), as shown in Table V. The estimation of memory access is a lower bound, based on the assumption that in each pass cost values are at least read and write once. Compared to ESAW, RtAW achieves comparable computational efficiency.
TABLE IV
ACCURACY-SPEED COMPARISON OF REAL-TIME OR NEAR REAL-TIME STEREO SYSTEMS. THE DATASET AND ERROR RATE ARE THE SAME AS MIDDLEBURY ONLINE EVALUATION STEREO SYSTEM[26].

<table>
<thead>
<tr>
<th></th>
<th>Tsukuba</th>
<th>Venus</th>
<th>Teddy</th>
<th>Cones</th>
<th>Err</th>
<th>MDS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>vis all</td>
<td>disc</td>
<td>vis all</td>
<td>disc</td>
<td>vis all</td>
<td>disc</td>
</tr>
<tr>
<td>GPU local</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ESMP(iter 8)</td>
<td>1.4</td>
<td>1.9</td>
<td>7.1</td>
<td>0.4</td>
<td>1.0</td>
<td>2.7</td>
</tr>
<tr>
<td>ESAW(iter 9)</td>
<td>1.9</td>
<td>2.5</td>
<td>9.7</td>
<td>1.0</td>
<td>1.7</td>
<td>6.9</td>
</tr>
<tr>
<td>ESAW(iter 5)</td>
<td>1.4</td>
<td>2.4</td>
<td>7.1</td>
<td>1.6</td>
<td>2.6</td>
<td>12.9</td>
</tr>
<tr>
<td>RtAW[14]</td>
<td>2.3</td>
<td>3.6</td>
<td>11.2</td>
<td>3.6</td>
<td>4.6</td>
<td>19.8</td>
</tr>
<tr>
<td>RealTime[14]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WeaklyTex[16]</td>
<td>1.0</td>
<td>1.8</td>
<td>5.3</td>
<td>0.2</td>
<td>0.5</td>
<td>1.7</td>
</tr>
<tr>
<td>HBP[15]</td>
<td>1.5</td>
<td>3.4</td>
<td>7.9</td>
<td>0.8</td>
<td>1.9</td>
<td>9.0</td>
</tr>
<tr>
<td>DP[11]</td>
<td>2.1</td>
<td>4.2</td>
<td>10.6</td>
<td>1.9</td>
<td>3.0</td>
<td>20.3</td>
</tr>
<tr>
<td>ORDP[3]</td>
<td>1.4</td>
<td>7.4</td>
<td>2.4</td>
<td>1.4</td>
<td>7.6</td>
<td>24.1</td>
</tr>
<tr>
<td>CPU local</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ESMP(iter 5)</td>
<td>1.9</td>
<td>2.5</td>
<td>9.7</td>
<td>1.0</td>
<td>1.7</td>
<td>6.9</td>
</tr>
<tr>
<td>ESAW(iter 5)</td>
<td>1.4</td>
<td>2.4</td>
<td>7.1</td>
<td>1.6</td>
<td>2.6</td>
<td>12.9</td>
</tr>
<tr>
<td>aggregate[8]</td>
<td>3.0</td>
<td>4.4</td>
<td>13.2</td>
<td>3.5</td>
<td>4.6</td>
<td>25.5</td>
</tr>
<tr>
<td>Integral[10]</td>
<td>2.4</td>
<td>12.2</td>
<td>1.2</td>
<td>2.4</td>
<td>12.2</td>
<td>13.4</td>
</tr>
<tr>
<td>global</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BP[11]</td>
<td>1.9</td>
<td>3.8</td>
<td>10.1</td>
<td>1.2</td>
<td>2.2</td>
<td>15.6</td>
</tr>
<tr>
<td>RealTimeDP[2]</td>
<td>2.9</td>
<td>15.6</td>
<td>6.4</td>
<td>2.9</td>
<td>15.6</td>
<td>25.3</td>
</tr>
<tr>
<td>AW[17]</td>
<td>1.4</td>
<td>1.9</td>
<td>6.9</td>
<td>0.7</td>
<td>1.2</td>
<td>6.1</td>
</tr>
</tbody>
</table>

Note: ESMP and ESAW are run on GTX 8800, with peak performance of 350 Gflop/s and BW 86.4 GB/s; RtAW[14] is run on ATI Radeon X800, with peak performance of 200 Gflop/s and BW 35.8 GB/s; HBP[15] is run on GeForce 7900 GTX, with peak performance of 255 Gflop/s and BW 51.2 GB/s. †estimation is a lower-bound.

VI. CONCLUSIONS

In this paper, we propose a high performance stereo system based on hardware-aware software design concept. Our system consists of two new algorithms: exponential step size adaptive weight (ESAW) and exponential step size message propagation (ESMP). ESAW can effectively reduce the operation count from $O(N)$ to $O(\log N)$ per pixel, where $N$ is the aggregation window size. ESMP extends ESAW to incorporate the smoothness term, thus can better model non-frontal planes.

We also discuss various choices in code optimization. Instead of doing optimization in an ’ad hoc’ manner, we analyze the trade-offs and bottleneck in the implementation to fully understand the efficiency of our code.

With the fast evolution of computer architecture, an interesting future research direction may be to investigate hardware-software co-design for real time stereo.

ACKNOWLEDGMENT

We would like to thank Prof. Minglun Gong and Peter Milder for their helpful suggestions and discussions.

REFERENCES


